Skip to content
2000
image of Design Prospects of Cascode OpAmp Using CMOS Technology for Next Generation VLSI Applications

Abstract

Introduction

The study of Cascode OpAmp using CMOS technology offers insights into the design of efficient, high-performance analog circuits for modern VLSI applications. The continued scaling of CMOS technology and the need for high-speed, low-power circuits are driving innovations in this area. The aim of the study is to design and optimize the performance of a Cascode Operational Amplifier (OpAmp) using 45 nm GPDK CMOS Technology.

Methods

The optimization process focuses on enhancing key performance metrics of the Cascode OpAmp, including gain, bandwidth, CMRR, and power consumption.

Results

When compared to conventional OpAmp designs at comparable technology nodes, the suggested design delivers a 30% reduction in power consumption with a voltage gain of 100 dB and a power consumption of just 5.7 μW. These findings show how well the 45 nm process delivers low power and high gain.

Discussion

The high gain achieved by a cascode op-amp can be attributed to its architecture, in which cascode transistors provide increased output impedance, resulting in higher voltage gain and improved linearity. This feature is particularly useful in applications requiring precise amplification, such as instrumentation amplifiers and data acquisition systems.

Conclusion

The cascode operational amplifier exhibits impressive performance characteristics, including high gain, low power consumption, and excellent CMRR, with a power consumption of 5.7 μW and a gain of 100 dB. Future work will focus on optimizing noise performance and exploring the impact of layout considerations on device performance.

© 2025 Bentham Science Publishers
Loading

Article metrics loading...

/content/journals/mns/10.2174/0118764029376737250911074323
2025-10-09
2026-03-03

  • From This Site

    /content/journals/mns/10.2174/0118764029376737250911074323
    dcterms_title,dcterms_subject,pub_keyword
    -contentType:Contributor -contentType:Concept -contentType:Institution
    10
    5
Loading full text...

Full text loading...

References

  1. Lee K. Kim M.S. A high-speed nested gain-boosted folded-cascode OpAmp for pipelined ADCs in 0.13-μm CMOS. IEEE Trans. Circuits Syst. I Regul. Pap. 2012 59 6 1201 1208 10.1109/TCSI.2012.2189876
    [Google Scholar]
  2. Doe J. Smith A. Kumar R. A compact low-power folded-cascode OpAmp with high EMI immunity. IEEE Microw. Wirel. Compon. Lett. 2020 30 12 1234 1237 10.1109/LMWC.2020.3031234
    [Google Scholar]
  3. Sharma R. Singh P. A Novel gain enhanced folded cascode OpAmp in 28nm CMOS technology. Proc IEEE Int. Symp Circuits and Systems (ISCAS) Shanghai, China 2023 456 459
    [Google Scholar]
  4. Boyapati S. Redout’e J-M. Baghini M.S. A highly EMI-immune folded cascode OpAmp in 0.18 um CMOS technology. Proc IEEE EMC Eur Conf Wroclaw, Poland 2016 596 551
    [Google Scholar]
  5. Assaad R.S. Silva-Martinez J. The recycling folded cascode: A general enhancement of the folded cascode amplifier. IEEE J. Solid-State Circuits 2009 44 9 2535 2542 10.1109/JSSC.2009.2024819
    [Google Scholar]
  6. Zupan D. Deutschmann B. Comparison of EMI improved differential input pair structures within an integrated folded cascode operational transconductance amplifier. Proc Austrochip Workshop Microelectron 2020 47 52 10.1109/Austrochip51129.2020.9232994
    [Google Scholar]
  7. Boyapati S. Redouté J-M. Baghini M.S. Design of a novel highly EMI-immune CMOS Miller OpAmp considering channel length modulation. IEEE Trans Circ. Syst. I Regul. Pap 2017 64 10 2679 2690 10.1109/TCSI.2017.2697912
    [Google Scholar]
  8. Redouté J-M. Steyaert M. EMI-resistant CMOS differential input stages. IEEE Trans Circ. Syst. I Regul. Pap 2010 57 2 323 331 10.1109/TCSI.2009.2023836
    [Google Scholar]
  9. Yu J. Amer A. Sanchez-Sinencio E. Electromagnetic interference resisting operational amplifier. Reg Paper 2014 61 7 1917 1927
    [Google Scholar]
  10. Anand M. Anushree J.D. Gain and gain-bandwidth enhancement of recyclic folded cascode OTA using floating voltage source. 2022 IEEE Delhi Section Conference (DELCON) 2022 1 5 10.1109/DELCON54057.2022.9753189
    [Google Scholar]
  11. Hu J. Ma K. Mou S. Meng F. Analysis and design of a 0.1–23 GHz LNA MMIC using frequency-dependent feedback. Exp. Briefs 2019 66 9 1517 1521
    [Google Scholar]
  12. Lei H-W. Wang Y. Chiong C-C. Wang H.A. 2.5-31 GHz high gain LNA in 0.15-μm GaAs pHEMT for radio astronomical application. Proc. Asia Pacif. Microw. Conf. 2018 228 230 10.23919/APMC.2018.8617300
    [Google Scholar]
  13. Chen Y-C. Wang Y. Chiong C-C. Wang H. An ultrabroadband low noise amplifier in GaAs 0.1-μm pHEMT process for radio astronomy application. 2017 IEEE International Symposium on Radio-Frequency Integration Technology (RFIT) Seoul, Korea (South), 30 August 2017 80 82
    [Google Scholar]
  14. Weng S-H. Chang H-Y. Chiong C-C. Wang Y-C. Gainbandwidth analysis of broadband Darlington amplifiers in HBTHEMT process. IEEE Trans. Microw. Theory Tech. 2012 60 11 3458 3473 10.1109/TMTT.2012.2215051
    [Google Scholar]
  15. Paulik G.F. Mayer R.P. Differential amplifier with current-mirror load: Influence of current gain, early voltage, and supply voltage on the dc output voltage. IEEE Trans. Educ. 2012 55 2 233 237 10.1109/TE.2011.2164542
    [Google Scholar]
  16. Yosefi G. The high recycling folded cascode (HRFC): A general enhancement of the recycling folded cascode operational amplifier. Microelectronics J. 2019 89 70 90 10.1016/j.mejo.2019.04.016
    [Google Scholar]
  17. Kuo P.Y. Fan G.J. Da Tsai S. The enhancement of recycling folded cascode amplifier. 2016 IEEE International Conference on Consumer Electronics-Taiwan (ICCE-TW) Nantou, Taiwan 27-29 May 2016 10.1109/ICCE‑TW.2016.7520945
    [Google Scholar]
  18. Akbari M. Biabanifard S. Asadi S. Yagoub M.C.E. High performance folded cascode OTA using positive feedback and recycling structure. Analog Integr. Circ. Sig Process. 2015 82 217 227 10.1007/s10470‑014‑0464‑0
    [Google Scholar]
  19. Khade A.S. Vyas V. Sutaone M. Musale S. Transconductance enhancement of a low voltage low power recycling folded cascode OTA using an asymmetrical current split input stage. Microelectronics J. 2019 91 53 60 10.1016/j.mejo.2019.07.016
    [Google Scholar]
  20. Awny A.A. 40 Gb/s monolithically integrated linear photonic receiver in a 0.25 μm BiCMOS SiGe:C Technology. IEEE Microw. Wirel. Compon. Lett. 2015 25 7 469471 10.1109/LMWC.2015.2430615
    [Google Scholar]
/content/journals/mns/10.2174/0118764029376737250911074323
Loading
Design Prospects of Cascode OpAmp Using CMOS Technology for Next Generation VLSI Applications
Bentham Science Publishers ; https://doi.org/10.2174/0118764029376737250911074323
/content/journals/mns/10.2174/0118764029376737250911074323
/content/journals/mns/10.2174/0118764029376737250911074323
Loading

Data & Media loading...


  • Article Type:     Research Article
Keywords: CMOS ; EMI ; low power ; cadence ; amplifier area ; logic gate ; virtuoso ; OpAmp ; VLSI

Most Cited Most Cited RSS feed

This is a required field
Please enter a valid email address
Approval was a Success
Invalid data
An Error Occurred
Approval was partially successful, following selected items could not be processed due to error
Please enter a valid_number test