Skip to content
2000
Volume 10, Issue 3
  • ISSN: 1573-4137
  • E-ISSN: 1875-6786

Abstract

A faster and precise field programmable gate array (FPGA) based current dq proportional and integral (PI) controller is developed to reach the optimal efficiency and steadiness of the motor drive. Current dq PI controller is generally implemented in digital signal processor (DSP) based computer. However, DSP based solution reaches its physical limits, which are usually few microseconds. Conversely, FPGA indeed enhances the performance of current controllers. FPGA implementation of the overall controlling algorithm will certainly trim down the execution time significantly to guarantee the steadiness of the motor. In this research, an FPGA based current dq PI controller is developed. The controller operates at 30MHz clock speed and results show that the overall execution time is only 68 ns that is the lowest computational cycle for the era.

Loading

Article metrics loading...

/content/journals/cnano/10.2174/1573413709666131203002033
2014-06-01
2025-09-23
Loading full text...

Full text loading...

/content/journals/cnano/10.2174/1573413709666131203002033
Loading

  • Article Type:
    Research Article
Keyword(s): Current dq; DSP; Fixed point; FOC PMSM; FPGA; PI controller
This is a required field
Please enter a valid email address
Approval was a Success
Invalid data
An Error Occurred
Approval was partially successful, following selected items could not be processed due to error
Please enter a valid_number test