Skip to content
2000
Volume 13, Issue 1
  • ISSN: 1876-4029
  • E-ISSN: 1876-4037

Abstract

Aim: This paper proposed the design and development of 4-Bit Gray Code Counter Circuit Using Reversible Logic Gate. Methods: The 4-Bit Gray Code Counter Circuit can be design using SAM gate, Feynman gate (FG), double Feynman gate (DFG) and NOT gate. The proposed circuit is the combined application of 4-bit binary asynchronous counter and 4-bit binary to gray code converter circuit. Results: The proposed gray code counter is designed using four no. of SAM gate, three no. of DFG, one FG and seven reversible NOT gate. The QC, GO and CI of proposed circuit are correspondingly 30, 4 and 7. Conclusion: The novel reversible gray code counter have been designed using existing reversible logic gate. The proposed gray code counter is designed using four no. of SAM gate, three no. of DFG, one FG and seven reversible NOT gate. The QC, GO and CI of proposed circuit are correspondingly 30, 4 and 7.

Loading

Article metrics loading...

/content/journals/mns/10.2174/1876402912666200324172236
2021-03-01
2025-10-19
Loading full text...

Full text loading...

/content/journals/mns/10.2174/1876402912666200324172236
Loading
This is a required field
Please enter a valid email address
Approval was a Success
Invalid data
An Error Occurred
Approval was partially successful, following selected items could not be processed due to error
Please enter a valid_number test